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1  I n t r o d u c t i o n  
T h e  p a r a l l e l  e x e c u t i o n  o f  p r o g r a m s  i n  m u l t i p r o c e s s o r  e n v i r o n m e n t s  a n d  c o m p u t e r  n e t w o r k s  
r e q u i r e s  c o n c u r r e n c y  c o n t r o l  o f  t h e  v a r i o u s  p r o c e s s e s  i n v o l v e d .  I f  a  r e a d  p r o c e s s  a n d  a  w r i t e  
p r o c e s s  s h a r e  t h e  s a m e  b u f f e r  a r e a  t h e n  p r e c a u t i o n s  n e e d  t o  b e  t a k e n  s o  t h a t  t h e  r e a d e r  i s  
p r o t e c t e d  f r o m  h a v i n g  i t s  d a t a  g a r b l e d  b y  t h e  w r i t e r  b e f o r e  c o m p l e t i o n  o f  i t s  a c t i o n .  B y  a c -
t i v e l y  s e r i a l i z i n g  c o n c u r r e n t  a c t i o n s  u s i n g  s y n c h r o n i z a t i o n  p r i m i t i v e s  l i k e .  m u t u a l  e x c l u s i o n ,  
t e s t  a n d  s e t ,  l o c k o u t ,  s e m a p h o r e s ,  e t c . ,  t h e  d a t a  i s  e f f e c t i v e l y  p r o t e c t e d  f r o m  s u c h  u n e x -
p e c t e d  d i s t u r b a n c e s .  S e v e r a l  s c h e m e s  w h i c h  g u a r a n t e e  e x c l u s i v e  a c c e s s  t o  a  s h a r e d  r e s o u r c e  
h a v e  b e e n  p r o p o s e d  b o t h  a t  t h e  s o f t w a r e  a n d  h a r d w a r e  l e v e l .  H o w e v e r ,  a n  u n c r i t i c a l  u s e  
o f  s y n c h r o n i z a t i o n  p r i m i t i v e s  i n  m u l t i p r o c e s s o r  e n v i r o n m e n t s  a n d  p a r a l l e l  m a c h i n e s  w h o s e  
n a t u r a l  e n v i r o n m e n t  i s  m e a n t  t o  t a k e  a d v a n t a g e  o f  t h e  b e s t  a s p e c t s  o f  p a r a l l e l i s m  w o u l d  
s e e m  r a t h e r  i n a p p r o p r i a t e .  N o  d o u b t ,  t h e r e  a r e  s e v e r a l  t a s k s ,  l i k e  a c c e s s  t o  a  p e r i p h e r a l  
d e v i c e ,  w h e r e  e x c l u s i v e n e s s  i s  n e c e s s a r y ,  a n d  t h e r e f o r e  i t  i s  i m p o s s i b l e  t o  i m p l e m e n t  t h e m  
w i t h o u t  r e s o r t  t o  t h e  a b o v e  s y n c h r o n i z a t i o n  p r i m i t i v e s .  H o w e v e r  f o r  o t h e r  t a s k s  ( l i k e  a i r l i n e  
r e s e r v a t i o n  s y s t e m s )  e x c l u s i v i n e s s  i s  n o t  s o  i m p o r t a n t .  F o r  e x a m p l e  i n  t h e  c a s e  o f  a  s h a r e d  
f i l e  a l l  t h a t  m a y  m a t t e r  i s  t o  b e  a b l e  t o  r e a d  t h e  m o s t  r e c e n t  c o r r e c t  v e r s i o n  o f  t h e  f i l e .  
T h e r e f o r e  t h e  q u e s t i o n  a r i s e s  a s  t o  w h i c h  p r o g r a m m i n g  t a s k s  c a n  b e  i m p l e m e n t e d  w i t h -
o u t  r e s o r t  t o  w a i t i n g  m e c h a n i s m s  a n d  h o w .  P a r t  o f  t h e  a n s w e r  s e e m s  t o  b e  t h a t  w e  n e e d  t o  
d i s c a r d  V o n  N e u m a n n ' s  c o n c e p t  o f  c e n t r a l i z e d  a r c h i t e c t u r e  a n d  c o n s i d e r  i n s t e a d  m u l t i p r o -
c e s s o r  a r c h i t e c t u r e s  w i t h  t r u e  p a r a l l e l i z a b l e  c h a r a c t e r i s t i c s .  S u c h  m u l t i p r o c e s s o r  e n v i r o n -
m e n t s  a r e  w i t h i n  t h e  r e a c h  o f  t o d a y ' s  t e c h n o l o g y  [ H i l 8 5 ] .  H o w e v e r  t h e  m a i n  p r o b l e m  s t i l l  
r e m a i n s .  H o w  c a n  w e  c o o r d i n a t e  t h e  a c t i v i t i e s  o f  t h e  n u m e r o u s  p r o c e s s o r s  a t  t h e  s o f t w a r e  
l e v e l  i n  s u c h  a  w a y  t h a t  o n  t h e  o n e  h a n d  w e  t a k e  f u l l  a d v a n t a g e  o f  t h e  m e r i t s  o f  p a r a l -
l e l i s m  ( e . g .  i n c r e a s e d  s p e e d  o f  p r o g r a m  e x e c u t i o n s )  a n d  o n  t h e  o t h e r  h a n d  w e  g u a r a n t e e  
t h e  a c c u r a t e  i m p l e m e n t a t i o n  o f  t h e  o b j e c t s  ( l i k e  c o n c u r r e n t  r e a d i n g  a n d  c o n c u r r e n t  w r i t i n g )  
c o n c e r n e d ?  T h e  a n s w e r  t o  t h i s  q u e s t i o n  i s  n o t  o b v i o u s .  I t  i s  t h e  p u r p o s e  o f  t h e  p r e s e n t  
p a p e r  · t o  o u t l i n e  h o w  t o  d e v e l o p  a l g o r i t h m s  t h a t  i m p l e m e n t  " o b j e c t s "  w i t h  o p t i m a l  s e r i a l i z -
a b i l i t y  c h a r a c t e r i s t i c s  v i a  o t h e r  l o w e r  l e v e l  o b j e c t s  i n  a  w a i t  f r e e  e n v i r o n m e n t .  N e v e r t h e l e s s ,  
o n e  t h i n g  s e e m s  c l e a r .  A s  h a s  b e e n  p o i n t e d  o u t  b y  L a m p o r t  [ L a m 8 6 ) ,  t o  i m p l e m e n t  s u c h  
p r i m i t i v e s  w e  n e e d  i n t e r p r o c e s s  c o m m u n i c a t i o n  t h r o u g h  a  s h a r e d  m e m o r y  u n i t ,  a l s o  c a l l e d  
s h a r e d  r e g i s t e r  o r  s h a r e d  v a r i a b l e .  
I t  s h o u l d  a l s o  b e  n o t e d  t h a t  w a i t - f r e e  p r o t o c o l s  a r e  o f  p a r t i c u l a r  i n t e r e s t  n o t  o n l y  b e c a u s e  
t h e y  a r e  f r e e  f r o m  t h e  u s u a l  c o n t r o l  p r i m i t i v e s  ( l i k e ,  m u t u a l  e x c l u s i o n ,  t e s t - a n d - s e t ,  e t c . )  
b u t  a l s o  b e c a u s e  t h e y  m a k e  p o s s i b l e  a  q u a n t i t a t i v e  a p p r a i s a l  o f  t h e  c o m p l e x i t y  o f  t h e  v a r i o u s  
a l g o r i t h m s  c o n s i d e r e d ,  e . g .  d e t e r m i n i n g  t h e  p r o t o c o l  w i t h  b e s t  r u n n i n g  t i m e .  
2  T h e  C o n c u r r e n t  R e a d e r s  a n d  W r i t e r s  P r o b l e m  
T h r o u g h o u t  t h e  p r e s e n t  p a p e r ,  t h e  t e r m s  ( s h a r e d )  v a r i a b l e  a n d  ( s h a r e d )  r e g i s t e r  h a v e  i d e n -
t i c a l  m e a n i n g s .  I n  v e r y  s i m p l e  t e r m s  t h e  C R C W  ( C o n c u r r e n t  R e a d e r s ,  C o n c u r r e n t  W r i t e r s )  
p r o b l e m  c a n  b e  d e s c r i b e d  a s  f o l l o w s .  T h e r e  i s  a  s h a r e d  v a r i a b l e  t h a t  i s  t o  b e  d i s t r i b u t e d  a n d  
r e p l i c a t e d  a m o n g  s e v e r a l  p r o c e s s o r s .  T h e  d i s t r i b u t i o n  p r o b l e m  c o n c e r n s  t h e  i m p l e m e n t a -
t i o n  o f  m u l t i v a l u e d  s h a r e d  v a r i a b l e s  f r o m  b o o l e a n  s h a r e d  v a r i a b l e s .  T h e  r e p l i c a t i o n  p r o b l e m  
c o n c e r n s  r e p r o d u c i n g  t h e  s h a r e d  v a r i a b l e  i n  o r d e r  t o  b e  u s e d  b y  m a n y  p r o c e s s o r s .  T h e  r e -
q u i r e d  i m p l e m e n t a t i o n  i s  a c h i e v e d  b y  p r o v i d i n g  a  p r o t o c o l  o r  a l g o r i t h m  t h a t  t h e  c o n c e r n e d  
p r o c e s s o r s  m u s t  f o l l o w .  T h e  m a . i n  a s s u m p t i o n s  r e g a r d i n g  t h e  p r o t o c o l  c o n s t r u c t i o n s  i s  t h a t  
t h e r e  s h o u l d  b e  
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• no waiting (i.e. a processor should never have to wa.it for another processor to finish 
its action before it executes its own), 
• completely asynchronous, with no synchronization primitives like mutual exclusion, 
semaphores, locking, test and set, etc, 
• no global clock (i.e. the processors do not have acceBS to a global time reference 
system). 
The above assumptions define what the requirements for a proper solution should be. More-
over the only solutions to the CRCW problem we will be interested in are protocols that 
satisfy the above conditions. 
We will not attempt to define here rigorously what a wait-free protocol is. Intuitively, 
however, by wait-free implementation of e. concurrent-data object we understand a protocol 
~r algorithm wh.ich can be executed by any processor in the system in a finite number 
of steps which is independent of the execution speeds of the processors involved. Several 
programs for implementing these protocols will be given later. Intuitively they should be 
constructed inductively using "appropriate" initial assignment statements, and program 
statements constructed from these by iterating the two operators if ... then . .. else . .. , 
for i := 1, ... , n do . .. od, where ... is a sequence of program statements at an earlier 
stage of the inductive construction (AG87). 
2.1 The Implementation Problem 
The implementation problem can be described e.s follows. We are given some registers each 
capable of storing words of a fixed length a.nd with certain restrictions on their mode of 
operation, e.g. that only a certain number of processora are allowed to access each one of 
them; also, we assume that these registers satisfy certain serializablity properties (i.e., a 
succession of reads and writes on the registers must, in some degree, be serializable). By us-
ing these registers (often called subregisters) as building blocks, we are asked to construct a 
more powerful compound register capable of storing words of (possibly) even longer length, 
with (possibly) more relaxed accessibility restrictions a.nd the same or even stronger seri-
lazability properties. The subregisters will be structured according to an architecture (e.g., 
a matrix or a sequence of buffers) and moreover each operation (i.e., read or write) on the 
compound register will consist of a succession of operations on the subregisters executed 
according to a protocol. The architecture together with the protocol will guarantee the 
stronger properties we require from the compound register. The protocol will often utilize 
variables local to each processor. These local variables should, of course, be distinguished 
from the shared variables of the protocol which are none other but the subregisters used by 
the architecture. 
In general, according to the strength of the serializability conditions they satisfy, we 
distinguish the following four types of registers: safe, normal, regular, and atomic. A 
register is called safe (respectively, normal, regular, atomic) if any system execution on the 
register (i.e., any succession of operation executions) is safe (respectively, normal, regular, 
atomic). For single writer registers, a system execution is safe if every read that does not 
overlap a write returns the most recent value, otherwise it may return an a.rbitrary value 
(with the restriction th.at it is within the set of values the register is allowed to assume). A 
system execution is normal if every read returns the value of a write that either precedes 
this read or is concurrent with it. A system execution is regular if it is normal and moreover 
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no read returns a value that at the time this read begins has been already overwritten by 
another value. 
Finally, a system execution is atomic if reads and writes behave as if they were linearly 
ordered. (This intuitive definition of atomicity is alao valid for multiwriter registers, see 
section 5.2.) More formally, a system execution is atomic if 
1. There exists a total (i.e., linear) order extending the natural order in which the op-
eration executions on the compound register have taken place (external consistency). 
This order, in some sense, represents the succession these operations seemingly follow. 
2. There is no second write placed by this linear order between a read and the write it 
reads (internal consistency). 
If we assume that there is a global time-reference system (i.e. that an observer could cor-
rectly time the beginning and end of all actions by all the subregisters) and if all subactions 
of an operation execution on the compound register precede in time all the subactions of 
a second operation execution on the compound regiater, then, by property (1) above, this 
order must place the second operation execution after the first one. In general, the natu-
ral order of the operation executions referred to at property (1) above, is imposed by the 
problem (e.g., it may be an acyclic relation that tells us if a.n operation execution can have 
an influence on another). 
For simplicity we will use the following notations and abbreviations. By mW nRbB 
register we abbreviate an m-writer, n-reader, b-bit register. This means that the shared 
variable can hold values which are b bits long, can be written by m processors (the writers) 
and read by n processors (the readers). If we want to stress the fact that the register assumes 
the values {O, 1, ... , v-1} (i.e. it is v-valued) then we write mWnRvV. Clearly, mWnRbB 
is equivalent to mWnR2bV. A safe (normal, regular, atomic) lWlRlB register is also 
called safe (normal, regular, atomic) bit. Safe bits are alao known as "flip-fiops" (see 2.3) 
to indicate their resemblance to the bistable component& used in computer manufacturing. 
Regular bits are also called ''flickering" bits to indicate the filckering behavior of the shared 
variable over the duration of a write. 
To facilitate our understanding the replication and distribution problems are conve-
niently split into the following easier constructions (however, this does not rule out the 
possibility of bypassing one or more of the steps below): 
• flickering bits from flip-flops, 
• atomic bits from flickering bits, 
• atomic, single-processor, multi-bit registers from atomic bits, 
• atomic, single-writer, multi-reader, multi-bit registers from atomic, single-writer, single-
reader, multi-bit registers, and 
• atomic, multi-processor, multi-bit registers from atomic, single-writer, multi-reader, 
multi-bit registers. 
Thus the ultimate goal is the efficient construction of atomic, multiprocessor, multibit 
variables via flip-fiops. 
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2.2 A Brief History 
The difficulty of implementating correctly concurrent transactions had already been rec-
ognized in the ALGOL68 report [vWMPK69), where it is explicitely stated that "in view 
of the none-to-advanced state of the art" only facilities ''restricted to their essentials" are 
introduced for "collateral" (a weak form of concurrent) ''programming". It was to overcome 
such problems that synchronization primitives like semaphores, mutual exclusion, test and 
set, etc., were introduced by [Dij68) and [Hoa78) (see [Ben82} for a very eloquent description 
of these primitives). The problem of concurrency control with readers and writers was also 
considered by [CHP71), which offers two solutions to a restricted version of the CRCW 
problem. In their first solution they demand that "no reader should be kept waiting unless 
a writer has already obtained permission to use the shared resource". In the second solu-
tion they demand that not only "the writers must have exclusive access while readers may 
share", but that in addition "once a writer is ready to write it perfoms its write as soon 
as possible". Clearly, neither of these solutions provide satisfactory answers to the CRCW 
problem posed here because they impose waiting on the processors. 
The first to isolate and pose the problem of atomic, wait-free implementation of concur-
rent objects in its present "single writer" form were L. Lamport [Lam86) and G. Peterson 
[Pet83). Lamport discusses in (Lam86) extensively the hierarchical nature of system execu-
tions, proposes protocols for distributing the value of a shared variable among two proces-
sors, one writing and the other reading, and classifies registers in three types according to 
increasing serializability characteristics: safe, regular and atomic. At the same time G. Pe-
terson [Pet83) considers the problem of distributing a shared variable among many readers, 
although at the time it was not known how to construct such shared variables from even 
simpler (non-atomic) ones. The multiwriter multireader problem remained dormant for a 
few years (and it almost looked ~ if it would turn out to be impossible to solve) till it was 
explicitely posed by N. Lynch in her MIT seminar series. Its most recent revival is due to 
P. Vitanyi and B. Awerbuch (VA86] who attempted to implement wait-free multiprocessor 
protocols from the most basic shared variables possible, the ''idealized" flip-flops. 
2.3 Idealized Flip-Flops 
As mentioned above the basic problem in the CRCW area is how to implement atomic 
multiuser multivalued variables from the more fundamental single writer, single reader, 
single bit safe registers. But it must be stressed that such safe variables are only idealized 
objects of our imagination. The closest approximation of safe bits in the world of electronics 
is considered to be the flip-flop. These are one-bit memory elements that are capable of 
exhibiting either of two stable states (i.e. bistable). When triggered by sufficient current 
they can switch from voltage 0 to voltage 1 and vice versa. However when the input to the 
flip-flop is marginal it may cause the bistable device to remain for an indefinite period oftime 
in a metastable state which is different from any of the above two states. Mathematically, 
this phenomenon is due to the fact that a continuous function assuming the values 0 and 
1 will also have to assume any value between 0 and 1 (known in analysis as Bolzano's 
theorem). For a formal description of this phenomenon we refer the reader to [Mar86). 
However we will not be concerned here with such situations. The idealized safe bits we 
have in mind are "perfect" bistable devices that do not exhibit the above metastability 
phenomenon. 
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3 Initial Algorithms 
Here we study several relatively simple implementations of the CRCW problem. Although 
we will never mention it explicitely we uaume that all the registers given below begin the 
execution of their respective protocols with some consistent initialization. In order to avoid 
unnecessary notational complications we describe all our protocols rather informally using 
the basic statements write and read. It should be stressed however that these are merely 
assignment statements of the form x := F(yi. . .. , Jin), where F is a funciion symbol in the 
protocol language and x, Yi. ... , Jin are protocol variables .. 
3.1 Two Examples 
One of the most surprising aspects of the CRCW area is the eaae with which one can provide 
either unsatisfactory or wrong algorithms. We illustrate this in the present section with two 
examples. In both instances we wa.nt to implement a 1 WlRbB atomic va.riable using atomic 
bits. We represent a given value 0 ~ v < 26 by its binary encoding, with b bits. The main 
idea in executing read and write actions in the compound register is the following. To write 
a value v the writer writes the binary encoding of v in a track (or buffer) consisting of b 
spaces (subregisters), one for each bit. To read a value the reader enters a certain track 
(specified by the algorithm), reads all the bits in the track and returns the sequence of b 
bits it read. 
In our first example, there is an infinite sequence of tracka tr1, tr2, ... each consisting of 
b atomic bits that can be read by the reader and written by the writer. Next we consider 
the following algorithm [Hal.87]; :t is an atomic shared variable that can be written by the 
writer and read by the reader. To write a value v the writer executes the following protocol. 
write value v on track trz+l; 
x := x + 1; 
To read a va.lue the reader executes the following protocol. 
read x; 
return value from trz; 
In the above protocol, the reader al.ways reads the most recently written value and this 
value is al.ways correct. There should be no difficulty in verifying that this register is 
atomic. However there is slight problem with this register. It uses infinite space, namely an 
infinite number of length b tracks. The protocol al.so aaaumes the existence of an oo-valued 
atomic va.riable x in order to implement a bounded valued variable! 
Therefore one is lead to limiting the number of tracks. In our second example we assume 
that there are only three tracks, numbered tr1, tr2, tr3 [Len87]. Consider a function f such 
that /(x,y) #- x,y, for all x,y = 1,2,3. Further let KR,Kw be two lWlR three valued 
atomic registers. KR {respectively, Kw) is written by the reader (respectively the writer) 
and read by the writer (respectively the reader). To write a value v the writer executes the 
following protocol. 
read KR; 
write v on track trf(KR,Kw)i 
write new track number J(KR, Kw) on Kw; 
To read a value the reader executes the following protocol. 
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read Kw; 
write track value read above in KRi 
return the value on track numbered trKwi 
This register satisfies the necessary bounded space requirements. It uses three tracks each 
oflength b. Hence the total space used is 3·b+0(1) and the time is b+O(l). Unfortunately 
it fails to be atomic. A moment's reflection will reveal that the reader and the writer may 
very well collide on the same track, in which case the reader could report a "meaningless" 
value. We will see in section 4.1 how to resolve this subtlety. 
3.2 The Basic Implementations 
We now begin by considering protocols that "gradually" solve instances of the CRCW 
problem. The first simple construction concerns implementing regular bits with safe bits 
and is due to L. Lamport (Lam86). Suppose that K represents a safe bit. We implement 
a regular bit K' as follows. The reading operation is performed by merely reading K. 
Concerning the writing operation, the main "trick" is that in order to write the value b the 
writer "avoids writing the same value twice", i.e. let l be a variable which is local to the 
writer. 
if l :f:. b then 
write b on K; 
l := b; 
fi 
We can prove the following simple theorem. 
Theorem 3.1 ([Lam86]} A regular bit can be implemented with a safe bit. 0 
Next we proceed with multivalued registers. Here we are concerned with the distribution 
problem. We implement a single writer b-bit register by using only single writer single bit 
registers. As opposed to the previous examples where we used binary encoding, we will 
now use unary encoding, i.e. the value 11 is represented by 11 - 1 zeroes followed by a 1 at 
the 11th position. Suppose that Ki, ... , Kn are single bit, single writer registers and let K 
be the n-valued register in which the write and read operations are performed as follows. 
To write a value v the processor writes the bit 1 on register K,, and sets all the previous 
registers Kl, ... Kv-1 to 0 beginning with K,,_1 and moving backwards all the way down 
to K1. More formally, in order to write the value 11 the processor executes the following 
protocol. 
write 1 on K,,; 
for u := v - 1 step -1 until 1 do write 0 on Ku od; 
To read a value the proccessor returns the first 11 such that K,, := 1 but for all u < 11 
K,,, := 0. More formally, in order to read a value the processor executes the following 
protocol. 
v := 1; 
while K,, has value 0 do 11 := 11 + 1 od; 
return 11 
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This protocol constitutes construction 4 in Lamport's paper [Lam86] which also proves 
the following theorem. 
Theorem 3.2 ([Lam86]} A regular, single writer, m-reader, n-valued register can be im-
plemented with n regular, single writer, m-reader, single bit registers. 0 
It is not hard to see that K can fail to be atomic even if all the Kv 's are atomic. For 
example, consider the initial value 3 = (0, 0, 1) in the above implementation of a 3-valued 
register with three atomic subregisters. In the following sequence of actions the second read 
read2 returns the old value 1 while the first read read1 returns the new value 1. 
read1: reads x1 = 0 and continues 
write1 (writes value 1): writes x1 = 1 and ends 
write2 (writes value 2): writes x2 = 1 and continues 
read1: reads x2 = 1 and returns 2 
read2: reads x1 = 1 and returns 1 
write2: writes x1 = 0 and ends 
However in a rather clever twist it was observed by K. Vidyasankar (Vid88a] that a simple 
modification of the read operation can lead to an atomic regieter. All that the new modified 
reader algorithm needs to do is after finding the first 1, i.e. the first v with Kv = 1, not 
to report v as the value read, but instead to backstep, read the values Kv-1 through K1 
over again and report instead the smallest u ~ 11 such that Ku = 1. The writer protocol 
remains unchanged. To read a value in the modified register K' the proccessor executes the 
following protocol. 
'V := 1; 
while Kv has value 0 do v := 11 + 1 od; 
'U := 'Vj 
for i := v - 1 step -1 until 1 do if Ki has value 1 then u := i od; 
return u; 
For this new modified register we can prove that K' is atomic if each Kv is. In fact we 
have the following theorem. 
Theorem 3.3 ([Vid88aj} An atomic, single writer, m-reader, n-valued register can be im-
plemented with n atomic, single writer, m-reader, single bit registers. 0 
There are several problems with this last algorithm. For once it does not replicate 
the shared variable among many users. It would also be wrong to think that theorem 3.3 
has solved the distribution problem of implementing an atomic multivalued variable from 
atomic bits. A moment's reflection will show the disadvantages of using the unary encoding 
of numbers. The above algorithm implements a single writer, b-bit, atomic variable by 
using an exponential number (i.e. 2b) of single writer, atomic bits. We will show in section 
4.1 that this can be done more efficiently by using only O(b) atomic bits, in the 1 WlRbB 
case, and in section 4.2 in O(n2 • b) atomic bits, in the lWnRbB case. Finally, the most 
general nWnRbB case is studied in section 4.3. It is exactly this interplay between time and 
space complexity of an algorithm and the difficulty of proving its correctness that creates 
numerous interesting and unexpected complications in this area. 
Here is a summary of the main single writer implementations given in the present section. 
The first column is the author of the paper, and the second column gives the number and 
type of subregisters required to implement the register in the third column. 
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PAPER SUBREGISTER REGISTER 
[Lam86] 1 Safe 1 W nRlB Regular 1 W nRlB 
[Lam86] 2° Regular 1 W nRlB Regular 1 W nRbB 
[Vid88a] 211 Atomic lWnRlB Atomic 1 W nRbB 
Figure 1: Implementing stronger registers from weaker ones 
4 The Main Algorithms 
We can now proceed with some of the main solutions to the CROW problem. Here we show 
how to implement atomic multiwriter, multireacler, multivalued shared variables using as 
building blocks the idealized flip-flops (also called safe bits). Our description of atomic 
multireader and multiwriter registers is rather sketchy. A more thorough outline of the 
algorithms concerned will appear in a more complete version of this paper. 
4.1 Atomic Bits 
There are two important points that must be considered in implementing 1 WlRbB registers. 
The first is that in order to minimize the space used we must employ binary encoding of 
the values concerned. This means that we will write the values on a finite number of tracks 
(or buffers) each consisting of b single bit subregisters. Clearly on such a b-bit buffer we 
will be able to write and read values in the range from 0 to 26 - 1. The second is that we 
will implement a switch (i.e. protocol together with some extra bits) that will eventually 
enable the processors to alternate among the tracks in order to read and write, respectively, 
values in such a way that the desired correctness properties of the protocol a.re satisfied. In 
doing this we are lead to considering two types of protocol implementations. In the first 
one pure copies are used, i.e. the copies of the simulated object are never overwritten while 
they are being used, while in the second one they may not necessarily be pure. There is 
an interesting interplay between these two types of constructions. As expected, the pure 
copies construction uses more space but less time, while the reverse is true in the impure 
copy construction. 
Using impure copies G. Peterson [Pet83] implements an atomic lWnRbB register with 
atomic 1 W nR bits. Peterson 's idea is roughly as follows. The desired shared variable is 
implemented on three tracks. The writer writes the value three times, once on each track, 
and the reader reads the values from each of the tracks but in different order than the 
writer. He then implements a switch that permits the reader to decide which value was 
read "without collision". The switch must consist of atomic bits since it must able to detect 
collisions in the three tracks. Next L. Lamport [Lam86] implements an atomic bit using 
a finite number of safe bits. Combining these two implementations we obtain a modular 
construction of an atomic, single writer, single reader register. 
Theorem 4.1 ([Pet83} + {Lam86}} Using impure copies, an atomic, single writer, single 
reader, b-bit register can be implemented, with 3 · b + 0(1) aafe, single writer, single reader 
bits, in time 3 · b + 0(1). D 
In the sequel we present a modified version of Peterson's construction due to [Vid88c]; 
the new protocol has a simpler control structure and both the read and write operations 
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d o  l e s s  w o r k .  T h e  a t o m i c  1  W l R b B  r e g i s t e r  w e  p r e s e n t  c o n s i s t s  o f  t h r e e  a t o m i c  b i t s :  
c ,  w r i t i n g ,  r e a d i n g ,  t h r e e  s a f e  b - b i t  t r a c k s :  t r o ,  t r i  a n d  t h e  c o p y  t r a c k  c t r .  T h e  w r i t e r  
a l s o  u s e s  t w o  l o c a l  b o o l e a n  v a r i a b l e s  c l ,  w l .  ( E 9  d e n o t e s  m o d u l o  2  a d d i t i o n . )  T o  r e a d  a  b - b i t  
v a l u e  t h e  p r o c e s s o r  e x e c u t e s  t h e  f o l l o w i n g  p r o t o c o l .  
r e a d  b i t  b i  f r o m  w r i t i n g ;  
w r i t e  b i t  b i  E E l  1  t o  r e a d i n g ;  
r e a d  b i t  b  f r o m  c ;  
r e a d  t r a c k  t r b ;  
r e a d  b i t  " 2  f r o m  w r i t i n g ;  
i f  " 2  =  b i  t h e n  
r e t u r n  v a l u e  f r o m  t r b  
e l s e  
r e t u r n  v a l u e  f r o m  c t r  
f i  
T o  w r i t e  a  b - b i t  v a l u e  v  t h e  p r o c e s s o r  e x e c u t e s  t h e  f o l l o w i n g  p r o t o c o l .  
c l  : =  c l  E E l  1 ;  
w r i t e  v a l u e  o n  t r c t ;  
w r i t e  c l  i n  c ;  
r e a d  b i t  b i  f r o m  r e a d i n g ;  
i f  b i  = I =  w l  t h e n  
f i  
w r i t e  v a l u e  v  o n  c t r ;  
w r i t e  b i  o n  w r i t i n g ;  
w l  : = b i  
C o m b i n i n g  t h i s  a l g o r i t h m  w i t h  t h e  a l g o r i t h m  i n  [ L a m 8 6 )  w e  o b t a i n  t h e  f o l l o w i n g  i m p r o v e -
m e n t  o f  t h e o r e m  4 . 1 .  
T h e o r e m  4 . 2  ( { V i d 8 8 c }  +  { L a m 8 6 } )  U s i n g  i m p u r e  c o p i e s ,  a n  a t o m i c ,  s i n g l e  w r i t e r ,  s i n g l e  
r e a d e r ,  b - b i t  r e g i s t e r  c a n  b e  i m p l e m e n t e d ,  w i t h  3  ·  b  +  0 ( 1 )  s a f e ,  s i n g l e  w r i t e r ,  s i n g l e  r e a d e r  
b i t s ,  i n  t i m e  2  ·  b  +  0 ( 1 ) .  0  
A n o t h e r  i d e a  i s  t o  i m p l e m e n t  a  s w i t c h  t h a t  w i l l  e n a b l e  t h e  p r o c e s s o r s  t o  a l t e r n a t e  o n  
t h e  t r a c k s  b u t  i n  s u c h  a  w a y  t h a t  t h e y  n e v e r  h a v e  t o  e x e c u t e  a  w r i t e  o r  r e a d  a c t i o n  o n  t h e  
s a m e  t r a c k  a t  t h e  s a m e  t i m e .  S i n c e  i n  t h i s  c a s e  t h e  t r a c k s  a r e  c o l l i s i o n  f r e e  t h e y  c a n  b e  
a s s u m e d  t o  c o n s i s t  o f  s a f e  b i t s .  A l s o ,  u n l i k e  P e t e r s o n ' s  o r i g i n a l  c o n s t r u c t i o n ,  t h e  s w i t c h  o f  
t h e  f o u r  t r a c k  r e g i s t e r  n e e d  o n l y  b e  r e g u l a r  w h i l e  t h e  t r a c k  s u b r e g i s t e r s  o n l y  s a f e ,  w h i c h  
g i v e s  a  d i r e c t  i m p l e m e n t a t i o n  o f  t h e  d e s i r e d  r e g i s t e r  f r o m  r e g u l a r  s u b r e g i s t e r s .  T h u s ,  u s i n g  
p u r e  c o p i e s  [ K K V 8 8 ]  i m p l e m e n t s  a n  a t o m i c  l W l R b B  r e g i s t e r  w i t h  4 · b + 3 9  s a f e  l W l R  b i t s ,  
i n  t i m e  b  +  2 6 ;  t h i s  w a s  l a t e r  i m p r o v e d  b y  [ T r o 8 9 ]  t o  4  ·  b  +  8  s a f e  1  W l R  b i t s ,  i n  t i m e  b  +  4 .  
H e n c e  w e  o b t a i n  a  d i r e c t  c o n s t r u c t i o n  o f  t h e  r e q u i r e d  r e g i s t e r  i n  t h e  f o l l o w i n g  t h e o r e m .  
T h e o r e m  4 . 3  ( { K K V 8 8 } ,  [ T r o 8 9 } )  U s i n g  o n l y  p u r e  c o p i e s ,  a n  a t o m i c ,  s i n g l e  w r i t e r ,  s i n g l e  
r e a d e r ,  b - b i t  r e g i s t e r  c a n  b e  i m p l e m e n t e d ,  w i t h  4  ·  b  +  0 ( 1 )  a a f e ,  s i n g l e  w r i t e r ,  s i n g l e  r e a d e r  
b i t s ,  i n  t i m e  b  +  0 ( 1 ) .  0  
1 0  
Next we present a slightly weaker version of Tromp's four track register (for details on 
his 4 · b + 8 construction consult [Tro89]). The register consists of the following subregisters. 
Four safe b-bit tracks divided into two groups: T11 = {tr11,o, tr11,1}, a= 0, 1. An atomic bit 
W(R) to be written by the writer (reader) and read by the reader (writer) and two atomic 
"display" bits Do, D1 to be written by the writer and read by the reader. Also the writer 
has the local variables w, do, d 1 and the reader the local variable r. To write a b-bit value 
the writer executes the following protocol. 
if R = w then 
w := w EB 1; 
write value on track trw,d,,,; 
W:=w; 
else 
fi 
dw := dwEBl; 
write value on track trw,d,,,; 
Dw := dw 
To read a b-bit value the reader executes the following protocol. 
if W =/:- r then 
r := r EB 1; 
R:=r 
fi; 
read bit a Crom Dri 
read b-bit value from track trr,a 
Next we summarize the space and time complexity of the above constructions. First, 
some explanations are needed for the proper interpretation of the complexity tables given in 
the sequel. By time complexity of a high level object we understand the worst-case number 
of accesses of low-level subregisters required by the given processors, which for the CRCW 
problem are readers and writers, in order to complete a full run of their protocol. By space 
complexity of a high level object we understand the number of low level subregisters used 
for the implementation of the object multiplied by the bit-size of the tags (or time stamps) 
used by each individual subregister. With this in mind we have the following table. 
PAPER SPACE TIME 
[Pet83] + [Lam86] 3. b + 0(1) 3. b + 0(1) 
[Vid88c] + [Lam86] 3·b+O(l) 2. b + 0(1) 
[KKV88] 4. b +39 b+26 
[Tro89] 4·b+8 b+4 
Figure 2: From 1 WlR Safe bits to 1 WlRbB Atomic registers 
Concerning the optimality of the atomic bit implementations we can prove the following 
theorem. 
Theorem 4.4 ([PB87c}, {Tro89]} 3 safe bits, 2 written (read) by the writer (reader} and 
one by the reader (writer) are necessary and sufficient to implement an atomic bit. D 
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4 . 2  A t o m i c  M u l t i r e a d e r  R e g i s t e r s  
W e  n o w  c o m e  t o  a  m o r e  c o m p l i c a t e d  p r o b l e m .  I t  c o n c e r n s  t h e  c o n s t r u c t i o n  o f  m u l t i r e a d e r  
s h a r e d  v a r i a b l e s  w h i c h  a r e  w r i t t e n  b y  a  s i n g l e  w r i t e r ,  f r o m  s i n g l e  w r i t e r ,  s i n g l e  r e a d e r  
r e g i s t e r s .  T h i s  p r o b l e m  w a s  s o l v e d  s i m u l t a n e o u s l y  b y  f o u r  d i f f e r e n t  g r o u p s  o f  r e s e a r c h e r s  
L .  K i r o u s i s ,  E .  K r a n a k i s  a n d  P .  V i t a n y i  [ K K V 8 8 ) ,  J .  A n d e r s o n ,  A .  S i n g h  a n d  M .  G o u d a  
[ A S G 8 7 ) ,  G .  P e t e r s o n  a n d  J .  B u r n s  [ P B 8 7 a ) ,  R .  N e w m a n - W o l f e  [ N e w 8 7 )  b y  u s i n g  e n t i r e l y  
d i f f e r e n t  a l g o r i t h m s .  N e w  a l g o r i t h m s  w e r e  l a t e r  r e p o r t e d  b y  A .  I s r a e l i ,  M .  L i  a n d  P .  V i t a n y i  
[ I L V 8 7 )  a s  w e l l  a s  M .  L i ,  J .  T r o m p  a n d  P .  V i t a n y i  [ L T V 8 9 ) .  T w o  a m o n g  t h e s e  f i v e  p a p e r s ,  
[ K K V 8 8 )  a n d  [ N e w 8 7 ] ,  i m p l e m e n t  a l g o r i t h m s  t h a t  u s e  p u r e  c o p i e s .  A s  s u c h  t h e y  a c h i e v e  
b e t t e r  r e a d e r - t i m e .  H e r e  i s  a  t a b l e  o f  t h e  k n o w n  i m p l e m e n t a t i o n s  t o g e t h e r  w i t h  t h e i r  c o m -
p l e x i t y .  
P A P E R  S P A C E  W R I T E R - T I M E  
R E A D E R - T I M E  
[ K K V 8 8 )  
O ( n
2  
•  ( n  +  b ) )  O ( n  ·  b )  
O ( n  +  b )  
[ A S G 8 7 ]  
O ( n ·  ( n + b ) )  
O ( n  ·  ( n  +  b ) )  
O ( n  ·  b )  
[ P B 8 7 a ]  
O ( n
2  
•  b )  O ( n  ·  b )  
O ( n  ·  b )  
[ N e w 8 7 )  
O ( n  ·  ( n  +  b ) )  O ( n  ·  b )  
O ( n +  b )  
[ I L V 8 7 )  
O ( n
2  
•  b )  
O ( n  ·  b )  O ( n  ·  b )  
[ L T V 8 9 )  
O ( n " '  ·  b )  O ( n  ·  b )  
O ( n  ·  b )  
F i g u r e  3 :  F r o m  1  W l R l B  a t o m i c  t o  1  W  n R b B  a t o m i c  
I n  a d d i t i o n  [ V i d 8 8 d ) ,  [ V i d 8 8 b )  r e p o r t s  t w o  s i m p l e  c o n s t r u c t i o n s  o f  a t o m i c ,  m u l t i r e a d e r ,  
m u l t i v a l u e d  r e g i s t e r s  f r o m  m u l t i r e a d e r ,  a t o m i c  b i t s .  
4 . 3  A t o m i c  M u l t i w r i t e r  R e g i s t e r s  
F i n a l l y  w e  c o m e  t o  t h e  m o s t  d i f f i c u l t  p r o b l e m  i n  t h i s  a r e a .  I m p l e m e n t i n g  a  m u l t i w r i t e r  
s h a r e d  v a r i a b l e .  
T h e  f i r s t  s u c h  m u l t i w r i t e r  i m p l e m e n t a t i o n  d u e  t o  B .  B l o o m  w a s  r a t h e r  u n i q u e  f o r  i t s  
s i m p l i c i t y ,  b u t  i t  c o n c e r n s  o n l y  t h e  c o n s t r u c t i o n  o f  a  t w o  w r i t e r  a t o m i c  r e g i s t e r .  S u p p o s e  
t h a t  K o ,  K i  a r e  t w o  b + l - b i t ,  a t o m i c ,  s i n g l e  w r i t e r  r e g i s t e r s  s u c h  t h a t  K o  ( K i )  c a n  b e  w r i t t e n  
b y  t h e  w r i t e r  ( r e a d e r )  a n d  w r i t t e n  ( r e a d )  b y  t h e  r e a d e r  ( w r i t e r ) .  L e t  p o ,  p i ,  . . .  , P n - 1  b e  n  
p r o c e s s o r s  ( a l l  r e a d e r s )  o f  w h i c h  t h e  f i r s t  t w o  p o ,  P l  c a n  b o t h  r e a d  a n d  w r i t e .  W e  r e p r e s e n t  
t h e  c o n t e n t s  o f  t h e  r e g i s t e r s  a s  p a i r s  ( t i ,  ' V i ) ,  w h e r e  t i  E  { O ,  1 }  i s  a  t a g  a n d  ' V i  i s  t h e  a c t u a l  
b - b i t  v a l u e .  A l s o  l e t  E D  d e n o t e  m o d u l o  2  a d d i t i o n .  T h e  a l g o r i t h m  f o r  i m p l e m e n t i n g  t h e  t w o  
w r i t e r  r e g i s t e r  i s  a s  f o l l o w s .  W r i t e r  P i ,  i  =  0 ,  1 ,  w r i t e s  a  v a l u e  b y  f i r s t  r e a d i n g  t h e  t a g  o f  
K i E B l  a n d  t h e n  w r i t i n g  i t s  v a l u e  o n  K i  t o g e t h e r  w i t h  a n  a p p r o p r i a t e  t a g .  
P i  W R I T E S  T H E  V A L U E v :  
r e a d  t h e  t a g  t i E B l  f r o m  K i e a l ;  
w r i t e  (  i  E D  t i E B l ,  v )  t o  r e g i s t e r  K i ;  
T h e  r e a d e r  P i  ( i  =  0 ,  . . .  ,  n  - 1 )  r e a d s  t w i c e .  A t  f i r s t ,  i t  r e a d s  t h e  t a g s  i n  b o t h  K o ,  K 1 ,  s a y  
t o ,  t 1  a n d  t h e n  r e t u r n s  t h e  v a l u e  i t  r e a d s  i n  r e g i s t e r  K t o E B t i ,  a f t e r  a  s e c o n d  r e a d i n g .  
P i  R E A D S  A  V A L U E :  
r e a d  t h e  t a g  t o  f r o m  K o ;  
1 2  
read the tag ti from K1; 
return the value from Kt0et1 ; 
(Incidentally, notice that all the readers execute exactly the same protocol.) It can be 
shown that the resulting two writer register is atomic (Blo87]. Hence we have the following 
theorem. 
Theorem 4.5 ({Blo87)} An atomic 2WnRbB regiater can be implemented with two atomic 
lWnR(b + l)B registers. D 
The first attempt at solving the general multiwriter problem with bounded tags was 
by P. Vitanyi and B. Awerbuch [VA86). This construction uses single writer, single reader 
registers to implement the desired register, but the "hue" registers must have unbounded 
tags. Here is a description of the algorithm. The n x n matrix register K consists of n2 
atomic, single writer, single reader, subregisters Ki,;, i,j == 1,. . .,n. Each processor Pi is 
connected to the write terminal of K;.; and the read terminal of K;,i, j = 1, ... , n. Each 
subregister can hold a pair (tag, value); tags are pairs (k,i), where k is a.n arbitrary non-
negative integer and i = 1, ... , n, while value is the actual value which will be either read 
or written. The writer reads its column, updates its tag a.nd then writes its updated tag 
and value to all subregisters in its row. 
Pi WRITES THE VALUEv: 
for j := 1, ... , n read K;,ii 
compute the lexicographically largest tag ( k_, m) among the tags just read 
and set own tag to (kmaz + 1,i); 
for j := 1, ... ,n write on Ki.; the pair ((kmaz + 1,i),v); 
The reader reads its column, stores the value corresponding to the maximal tag a.nd updates 
its tag. It then writes its updated tag as well as the value it stored to all subregisters in its 
row. 
Pi READS A VALUE: 
for j := 1, ... , n read K;,ii 
compute the lexicographically largest tag ( kmaz, m) among the tags just read, 
store the value Vm included in this pair and set own tag to (kmaz, m); 
for j := 1, ... , n write on Ki.; the pair ((kmaz 1 m), Vm)i 
return 'Vmi 
Inspecting the above protocol it is not difficult to see that the "diagonal" registers Ki,i 
are not shared, but are only used by processor Pi, for i = 1, ... , n, respectively; hence they 
are not necessary. For this multiwriter, multireader register we can prove the following 
theorem. 
Theorem 4.6 ({VA86}, [AKKV88}) The matrix register is an atomic, n-writer, n-reader 
register which can be implemented with n2 - n atomic, single writer, single reader registers 
with unbounded tags. D 
Despite its "elegance", the space complexity of the matrix register is infinite and as such 
this register does not provide a solution to the CRCW problem. A subsequent modification, 
due to G. Peterson and J. Burns [PB87b], used some of the ideas of the bounded tag 
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version of the matrix algorithm [VA86] (which was later found to be erroneous) together 
with the new idea of repeated reading in order to restrict the number of time stamps to 
a finite number, but their algorithm was later found to be wrong by R. Schaffer [Sch88]. 
This last paper corrects the [PB87b]-register and provides a correctness proof of the new 
implementation using input output automata. Another construction was also given by M. 
Li and P. Vitanyi [LV89]; its correctness proof is given in [LTV89]. Here is a table of the 
known multiwriter, multireader, atomic registers together with their complexity. 
PAPER SPACE TIME 
[VA86] 00 O(n) 
[PB87b] + [Sch88] O(n3 · b) O{n3 • b) 
[IL87] O(n4 · b) O(n2 • b) 
[LV89], [LTV89) O(n" · b) O(n · b) 
Figure 4: From lWlRlB atomic to nWnRbB atomic 
4.4 Interfaces for Multiprocessor Registers 
An interesting phenomenon appearing in the construction of atomic registers is the sim-
plicity of the protocols concerned if we could assume an infinite tag system (i.e. infinite 
space). This phenomenon manifests itself in the case of the matrix register which is rela-
tively easy to prove atomic if the base registers were aasumed to possess unbounded tags. 
However the same problem is surprisingly hard in the bounded tag case. One is therefore 
led to the following interesting question. Can we construct interfaces for converting a given 
unbounded tag algorithm (like the matrix register) into a bounded tag algorithm? A. Is-
raeli ~nd M. Li ~L87] were the first to consider this problem; in this paper they construct 
bounded sequential time stamp systems in the case where no two operations are concurrent. 
A significant improvement is reported by D. Dolev and N. Shavit in [DS89] which provides 
bounded concurrent time-stamp systems. 
5 Proving Correctness 
Proving the correctness of CROW protocols can always create heated debates among re-
searchers in the field. Time and again the usual intuitive approach for proving correctness 
consisted in proving first the correctness for unbounded tag registers, and then showing 
that in fact a finite number of tags is sufficient. The first pa.rt has usually been easy to do; 
after all you design the algorithm with this property in mind. The second part is usually 
the main point of contention. You need to make some adjustments and modifications to 
the initial infinite tag protocol in order to convert it into a finite tag protocol. But alas 
this often complicates the correctness proof of the original protocol to such an extend that 
you run the risk of losing track of what you a.re trying to do. Such examples abound in 
this research realm and must have certainly been experienced by any researcher. We hope 
that the reader has been convinced of that by the two examples given at the beginning of 
section 3. Therefore correctness proofs are not something to be viewed lightly in this area, 
but on the contrary they are ·of vital importance. 
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We have not given the proofs of any of the theorems in the paper. However it should be 
stressed that most of them (especially the ones on multireader and multiwriter protocols) 
require rather laborious proof techniques (the single exception being the implementation 
of a flickering bit from a flip-flop). In the sequel we consider several proof techniques that 
have been used to prove the correctness of the CROW protocols and refer the interested 
reader to the original papers. 
5.1 Lamport's Semantics 
L. Lamport [Lam86) introduces register axioms and system executions for single writer 
registers in order to give rigorous proofs of the atomicity of his implementation of an atomic 
single writer, single reader register from safe bits. The main notion providing the ability to 
build hierarchicaly the compound registers is that of system execution. These are triples 
S = (A,---+, - --+ ). Intuitively, ---+ stands for "precedes" while - --+ stands for "can 
causally affect". A is a countable set representing the set of read and write actions of an 
execution, and ---+, - --+ are binary relations satisfying axioms A1, A2, Aa, ~. A5 below, 
for all a, b, c, d E A: 
A1: ---+ is an irreflexive, partial ordering, 
A2: if a ---+ b then a- --+ b and not (b- --+ a), 
Aa: if a ---+ b- --+ c or a- --+ b ---+ c then a- -+ c, 
A4: if a---+ b- --+ c---+ d then a--+ d, 
A,4: if a---+ b---+ c---+ d then a---+ d, 
A5: the set {b EA : not (a---+ b)} is finite, 
A5: a ---+ b or b- --+ a. 
H in addition the system execution satisfies axiom Aa then it is called a global system 
execution. Global system executions are intended to capture the natural order of actions 
when there is a global time reference system (of which the processors need not be aware). 
By global time models we understand triples (A, s, !), where s, f : A 1--+ R are real-valued 
functions such that for all a, s(a) $ J(a) and for all real numbers t, the set {a EA: s(a) < t} 
is finite. Every global time model gives rise to a global system execution. Simply define 
a---+ b *> f(a) < s(b), and 
a- --+ b *> s(a) $ f(b). 
But also conversely, we can prove the following theorem. 
Theorem 5.1 ([Lam85]} Every global syatem execution is isomorphic to a global time 
model. More generally, every system execution can be extended to a global system execution. 
D 
Another class of system executions is obtained from the set A of all nonempty subsets 
of a partially ordered set (P, <). The system execution defined by 
a ---+ b *> Vx E aVy E b(x < y), and 
a---+ b *> 3x E a3y E b(x < y), 
satisfies axioms A1, A2, Aa, A4, A,4. (According to [Ben88) this last axiom was first proposed 
by Abraham in [AB87).) Extending theorem 5.1, S. Ben-David [Ben88) (and independently 
Anger) proves a completeness result for La.mport's axiomatic system. 
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Theorem 5.2 ({Ben88}) For every global system ezecution S = (A, --+1 - -) on a set A 
of actions satisfying aziom A4 there is a class (} = {g = (A, --+9 , - - 9 )} of global time 
models with the same set A of actions such that for all a, b EA, 
a--+ b if and only ifVg E Q(a --+9 b), and 
a- - b if and only ifVg E Q(a- - 9 b). 0 
It follows that global time models capture the full provability power of global system 
executions satisfying axiom Al. [Lam86) also gives three communication axioms Bo, Bi, B2 
concerning operation executions on the same single writer register. Axiom Bo states that 
the write actions on the same register must be linearly ordered by --+, say 
w
0 
--+ w
1 
--+ · · · --+ w" --+ · • · 
Axiom Bi states that for any read r and any write w to the same register either w- - r 
or r- - w, while B2 states that a read obtains one of the values that may be written 
in the register. A read r is said to see wliJ) where i = max{k : not(r- - w")} and 
j = max{k: w"- - r}. Next Lamport defines three types of single writer shared variables. 
• safe: a read that sees wli,i) obtains the value w', 
• regular: a read that sees wli,j) obtains the value wlc, for some i $ k $ j, 
• atomic: if a read sees wliJ) then i = j. 
Notice that the above definition of atomicity refers to registers that are actually atomic, 
i.e., no overlapping of a read with more than one write ie allowed (overlapping of reads 
that read the same write is allowed, but this obviouely does not affect the serializability 
of the operation executions). In other words, operation executions are essentially a priori 
linearly ordered. In contrast to this approach, in Section 2.1 we defined atomicity in a 
virtual sense, i.e. we allowed overlappings of a read with many writes, but we put as a 
requirement the existence of a linear order which represents the succession that operation 
executions seemingly follow. The two notions are connected in the following theorem: 
Theorem 5.3 ({Lam86}) Let S:::: (A, --+ 1 - -) be a system execution on a regular register 
w such that there ezists an integer-valued function </J on the set of reads satisfying 
1. if r sees wli,j) then i $ ,P(r) ~ j, 
2. r returns the value wliP<r)), 
3. if r --+ r1 then ,P( r) ~ ,P( r'), 
for all reads r, r 1 • Then S implements a system ezecution in which w is an atomic register. 
0 
This proof technique has been used in (Lam86] to prove the correctness of his algorithms 
in subsections 3.2, 4.1. 
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5.2 Semantics with a Single Causality Relation 
This semantics was developed by B. Awerbuch, L. Kirousis, E. Kranakis and P. Vitanyi in 
[AKKV88] in order to prove the correctness of atomic, multiwriter registers. In a general 
readers/writers protocol there are two types of actions which are being executed: reads and 
writes. Let A be the set of such actions associated with an execution of the protocoL Let 
R and W be the sets of read and write actions, respectively, such that A = R U W and 
Rn W = 0. It is possible to provide a proof technique baaed on a single binary relation 
(partial ordering)--+ instead of the two--+, - --+of Lamport'• semantics. Intuitively, a--+ b 
stands again for "a precedes b." In this semantics, a is said to be concurrent with b if neither 
a --+ b nor b --+ a. Also, a write w is said to directly precede a read r if w --+ r and there is 
no write w1 such that w--+ w' --+ r. In addition to the precedence relation --+,it is assumed 
that there is a reading function 'II" : R 1---+ W associating with each read action r E R the 
write action 'll"(r) E W which is read by r. The triple p = (A,-+,'11") is also called a run of 
the protocol. We distinguish the following types of runs p = (A,--+, '11"). 
• normal: '11"( r) either precedes r or is concurrent with r. 
• regular: '11"( r) either directly precedes r or is concurrent with r. 
• atomic: There is a total order => extending --+ (external consistency), there is no 
write w such that '11"( r) => w => r (internal consistency) and '11"( r) => r. 
(The definition of normal register is due to L. Meertens [Mee87].) 
The clan [w ]p of a write w is the set { w} U { r E R : '11'( r) = w}. Define the relation 
w -+P w' to mean that for some a E [w]p, a' E [w']p, a --+ a1• In proving the atomicity of 
registers the following criterion has proved to be useful. 
Theorem 5.4 ([AKKV88}} For any run p of a register, 
1. p is atomic ~ p is normal and -+P is acyclic. 
2. For single writer registers, p is atomic~ p is regular and 'II" is weakly monotonic. D 
The above proof technique has been further elaborated in [AKKV88] to include commu-
nication axioms for multiwriter registers and was used successfully to prove the correctness of 
the matrix register [VA86], the two writer register [Blo87], the four track registers [KKV88] 
and [Tro89] and the multiwriter register in [LV89), [LTV89]. 
Clearly, the theorem is an extension of theorem 5.3 to multiwriter registers. The first 
part of the theorem had been discovered independently by K. Vidyasankar [Vid85] in the 
context of database serializability [Pap79], [Pap86]. An equivalent axiomatic formulation of 
the theorem was given by G. Peterson and J. Burns [PB87a]. They provide a list of seven 
axioms BC1 - BC1 which must be satisfied by a precedence relation in order to be atomic. 
They also point out that for the case of single writer registers these seven axioms reduce 
to the last two BC5, BC7. However, their axiomatization does not in any way enhance or 
shorten the atomicity proofs. 
In some cases it may be possible to associate an open time interval (s(a), /(a)) to each 
action a E A, where s, f : A 1---+ R are real-valued functions; s(a) is the starting and 
/(a) the finishing time of the action. An important aspect of atomic runs concerns the 
instantaneousness of their execution, i.e. although their actions have an actual duration 
(possibly overlapping one another) in a global time reference system each individual action 
17 
m a y  b e  c o n s i d e r e d  t o  t a k e  p l a c e  a t  a  p a r t i c u l a r  i n s t a n t .  I f  t h e  c a u s a l i t y  r e l a t i o n  _ .  i s  
i n d u c e d  b y  a  r e p r e s e n t a t i o n  o f  t h e  a c t i o n s  a s  o p e n  t i m e  i n t e r v a l s  t h e n  i t  i s  p o s s i b l e  t o  
" s h r i n k "  t h e  d u r a t i o n  o f  t h e  a c t i o n s  t o  a  t i m e  i n s t a n t .  A  s h r i n k i n g  f u n c t i o n  i s  a  o n e  t o  o n e  
m a p p i n g  a s s o c i a t i n g  t o  e a c h  i n t e r v a l  ( s ( a ) ,  f ( a ) )  a .  r e a l  n u m b e r  o - ( a )  i n  t h i s  i n t e r v a l .  T h e  
r e l a t i o n  a  < u  b  d e f i n e d  b y  o - ( a )  <  o - ( b )  i n d u c e s  a n  o r d e r i n g  o n  t h e  s e t  o f  a c t i o n s .  A  r u n  p  i s  
c a l l e d  s h r i n k i n g  a t o m i c  i f  t h e r e  i s  a  s h r i n k i n g  f u n c t i o n  s u c h  t h a t  ( A ,  < u ,  7 r )  i s  a t o m i c .  M o r e  
f o r m a l l y  w e  c a n  p r o v e  t h e  f o l l o w i n g  t h e o r e m .  
T h e o r e m  5 . 5  { [ A K K V 8 8 } )  F o r  a n y  r o n  p  o f  a  r e g i s t e r ,  i / - t  i s  t h e  o r d e r  i n d u c e d  b y  t h e  
r e p r e s e n t a t i o n  o f  t h e  a c t i o n s  A  b y  o p e n  t i m e  i n t e r v a l s  t h e n  p  =  ( A , _ . ,  7 r )  i a  a t o m i c  i f  a n d  
o n l y  i f  p  i s  s h r i n k i n g  a t o m i c .  D  
A n  e q u i v a l e n t  d e f i n i t i o n  o f  a t o m i c i t y  u s i n g  s h r i n k i n g  o f  t h e  a c t i o n s  w a s  a l s o  g i v e n  b y  J .  
M i s r a  [ M i s 8 6 ] .  
5 . 3  I n p u t / O u t p u t  A u t o m a t a  
T h e  I n p u t / O u t p u t  a u t o m a t o n  p r o v i d e s  a  v e r y  p o w e r f u l  m e t h o d o l o g y  f o r  m o d e l l i n g  a n d  
p r o v i n g  t h e  c o r r e c t n e s s  o f  c o n c u r r e n t  a n d  d i s t r i b u t e d  d i s c r e t e  e v e n t  s y s t e m s .  I t  h a s  b e e n  
d e f i n e d  b y  N .  L y n c h  a n d  M .  T u t t l e  ( s e e  [ L T 8 9 )  f o r  a n  o u t l i n e  o f  t h e  m o d e l ) .  T h i s  m o d e l  h a s  
b e e n  u s e d  i n  [ L G 8 9 ]  t o  p r o v e  t h e  c o r r e c t n e s s  o f  t h e  B l o o m  r e g i s t e r  [ B l o 8 7 ] ,  t h e  m a t r i x  r e g -
i s t e r  [ V A 8 6 ) ,  [ A K K V 8 8 ] ,  a s  w e l l  a s  b y  [ S c h 8 8 ]  t o  c o r r e c t  t h e  m o d i f i e d  m u l t i w r i t e r  a l g o r i t h m  
i n  [ P B 8 7 b ) .  
I t  i s  a l s o  i n t e r e s t i n g  t o  n o t e  t h a t  J .  T r o m p  [ T r o 8 9 ]  i n  t h e  f u l l  v e r s i o n  o f  h i s  p a p e r  
d e v e l o p s  a  f i n i t e  s t a t e  a u t o m a t o n ,  t h e  a t o m i c i t y  a u t o m a t o n ,  f o r  p r o v i n g  t h e  c o r r e c t n e s  o f  
h i s  f o u r  t r a c k  p r o t o c o l .  T r a n s i t i o n s  i n  t h e  a t o m i c i t y  a u t o m l l . t o n  r e p r e s e n t  b e g i n n i n g s  a n d  
e n d s  o f  r e a d  a n d  w r i t e  a c t i o n s ,  w h i l e  n o d e s  r e p r e s e n t  t h e  a t o m i c i t y  s t a t e  o f  t h e  s h a r e d  
v a r i a b l e .  T h i s  m a k e s  p o s s i b l e  t h e  a p p l i c a t i o n  o f  a u t o m a t i c  v e r i f i c a t i o n  m e t h o d s  f o r  p r o v i n g  
t h e  c o r r e c t n e s s  o f  t h e  p r o t o c o l  ( t h i s  i s  o f  p r a c t i c a l  i n t e r e s t  a s  w e l l ,  a n d  o u g h t  t o  s a t i s f y  e v e n  
t h e  m o s t  s k e p t i c a l ) .  
6  C o n c l u s i o n  
D u e  t o  b o t h  h a r d w a r e  a n d  s o f t w a r e  d e s i g n - c o n s t r a i n s  c o n v e n t i o n a l  p r o g r a m m i n g  m e t h o d o l -
o g y  h a s  l i m i t e d  i t s e l f  m a i n l y  t o  e n v i r o n m e n t s  w i t h  s e r i a l  m o d e  o f  o p e r a t i o n .  H o w e v e r ,  t h i s  
i s  n o t  o n l y  t o o  r e s t r i c t i v e ,  b u t  i n  a d d i t i o n ,  r u n s  c o n t r a r y  t o  t h e  p a r a l l e l i s m  e n c o u n t e r e d  b y  
m a n y  p h y s i c a l  m a c h i n e s  o f  e v e r y - d a y  l i f e  [ G e l 8 9 ] .  A l t h o u g h  w e  a r e  s t i l l  f a r  f r o m  c r e a t i n g  
a  t h o r o u g h  f r a m e w o r k  f o r  w r i t i n g ,  i m p l e m e n t i n g  a n d  p r o v i n g  t h e  c o r r e c t n e s s  o f  p a r a l l e l  
p r o g r a m s ,  t h e r e  i s  n o  d o u b t  t h a t  t h e r e  a r e  s e v e r a l  p r o g r a m m i n g  t a s k s  w h i c h  a r e  n a t u r a l l y  
a m e n a b l e  t o  p a r a l l e l  m e t h o d o l o g y .  S u r p r i s i n g l y ,  w e  h a v e  s h o w n  t h a t  t h e  C R C W  p r o b l e m  
i s  s u c h  a  p a r a l l e l i z a b l e  t a s k .  
T h e  s o l u t i o n s  o f  t h e  C R C W  p r o b l e m  p r e 8 e n t e d  h e r e  a l s o  r a i s e  a  v e r y  r e l e v a n t  q u e s t i o n .  
C a n  w e  i m p l e m e n t  h i g h e r  l e v e l  r e g i s t e r  o b j e c t s  ( l i k e  a t o m i c  t e s t - a n d - s e t ,  m u t u a l  e x c l u s i o n ,  
e t c . )  u s i n g  a t o m i c  r e g i s t e r s ?  I t  w a s  s h o w n  b y  M .  H e r l i h y  [ H e r 8 8 ]  a n d  M .  L o u i  a n d  H .  
A b u - A m a r a  [ L A 8 7 ]  t h a t  t h i s  i s  i n d e e d  i m p o s s i b l e .  F o r  m o r e  i n f o r m a t i o n  c o n s u l t  [ A G 8 7 ]  
a n d  [ K r a 8 9 ) .  T h e  i m p o s s i b i l i t y  r e s u l t s  j u s t  c i t e d  h a v e  a l s o  g i v e n  r i s e  t o  a n o t h e r  l i n e  o f  
r e s e a r c h .  I t  c o n c e r n s  r a n d o m i z e d ,  w a i t - f r e e  i m p l e m e n t a t o n s  f o r  t h e  a b o v e  p r i m i t i v e s .  F o r  
m o r e  d e t a i l s  c o n s u l t  [ K V 8 9 ] ,  [ A H 8 8 ] ,  [ P Z 8 6 ] .  
1 8  
In the present paper we have outlined some of the most important algorithms and 
proof techniques in the concurrent readers and writers area. The simplicity of the problem 
as well as its importance for implementations in parallel environments provoked a flurry of 
activity by numerous researchers which lifted the problem from its long dormancy. Although 
concurrent reading and concurrent writing is now better understood and its feasibility is 
beyond doubt, correctness proofs of the existing protocols {especially the multiwriter ones) 
are still complicated and hard to comprehend. It is therefore importan~ that more efforts 
will be directed at 
• providing new, simpler algorithms for implementing the concurrent objects concerned, 
• refining and amplifying existing proof methods using order semantics, 
that will clarify and illuminate our understanding of paralleliiable programming methodol-
ogy. 
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